KTD-N0904-D Page 23 IO-Area Connectors
pITX-E38 Users Guide
LVDS Flat Panel Connector (LVDS) 7.1
The LVDS connector is based on 40 pole connector type Samtec SHF-120-01-F-D-SM-K-TR or similar.
Note: The LVDS connector supports single and dual channel, 18/24bit SPWG panels up to a resolution of
1600x1200 or 1920x1080 and with limited frame rate up to 1920x1200.
Backlight control (1), PWM signal to implement voltage in the range 0-3.3V
Backlight Enable signal (active low) (2)
LCDVCC
VCC supply to the display. 5V or 3.3V (1A Max.) selected in BIOS setup menu. Power
sequencing depends on LVDS panel selection. (Shared with eDP connector)
Notes: Windows API will be available to operate the BKLTCTL signal. Some Inverters have a limited voltage
range 0- 2.5V for this signal: If voltage is > 2.5V the Inverter might latch up. Some Inverters
generates noise on the BKLTCTL signal, causing the LVDS transmission to fail (corrupted picture on
the display). By adding a 1Kohm resistor in series with this signal, mounted at the Inverter end of
the cable kit, the noise is limited and the picture is stable.
If the Backlight Enable is required to be active high then, check the following BIOS Chipset setting:
Backlight Signal Inversion = Enabled.
Available cable kit:
821515 Open End LVDS Cable 572mm
Commenti su questo manuale